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Abstract. Current Systems-On-Chip (SoC) execute applications that demand extensive parallel
processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on
silicon, and largely alleviate the limitations of bus-based solutions. NoCs can have regular or ad
hoc topologies, and functional validation is essential to assess their correctness and performance. In
this paper, we present a flexible emulation environment implemented on an FPGA that is suitable to
explore, evaluate and compare a wide range of NoC solutions with a very limited effort. We also
present an automated way to perform NoC features exploration using the interaction HW/SW on an
FPGA. Our experimental results show a speed-up of four orders of magnitude with respect to cycle-
accurate HDL simulation, while retaining cycle accuracy. With our emulation framework, designers
can explore and optimize a various range of solutions, as well as quickly characterize performance
figures.
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2. Introduction
With the growing complexity in consumer embedded products, new tendencies envisage hetero-
geneous System-On-Chip (SoC) architectures consisting of complex integrated components commu-
nicating with each other at very high-speed rates. Intercommunication requirements of SoCs made
of hundreds of cores will not be feasible using a single shared bus or a hierarchy of buses due to their
poor scalability with system size and their shared bandwidth between all the cores attached to them.
To overcome these problems of scalability and complexity, Network-On-Chip (NoC) has been
proposed as a promising replacement for buses and dedicated interconnections [3,10]. NoCs involve
the design of network interfaces to access the on-chip network and switches to provide the physical
interconnection mechanisms to transport the data of the cores. Therefore, the definition and imple-
mentation of NoCs involve a complex design process, for instance, the selection of suitable protocols
or topologies of switches to use.
Concrete options for NoC topologies and interfaces have been proposed at different levels of
abstraction [15,11,12,4] and some even implemented onto FPGAs for functional validation. Never-
theless, these different physical implementations onto FPGAs are limited in flexibility and do not
enable complete tests of different actual realizations of NoC on silicon.
In this paper, we illustrate the benefits of a complete mixed HW-SW NoC emulation platform [1,2]
where a wide range of NoC features can be easily instantiated and compared at physical level. Such
emulation is possible since our emulator takes a NoC without modifying the device under test. As
a result, this emulation framework provides a consistent way to test the performance achieved by
actual physical realizations of NoCs on silicon at a very high speed (16000 times faster than an HDL
simulator). It is implemented onto an FPGA board and supplies a wide range of statistics for the
different traffic patterns typically generated in NoCs. In addition, our framework implementation
is very modular and the statistics reports are easily extensible for further testing of concrete effects
(e.g. saturations effects in parts of NoCs) on a particular NoC instantiation.
The remainder of the paper is organized as follows. In Section 3, we describe some related work.
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2In Section 4, we summarize the architecture of our emulation framework and its HW/SW flows [1,2].
In Section 5, we show for the first time how to apply the concept of emulation that we have developed
at different level of NoC Design. In Section 6 we present an algorithm to perform NoC design
exploration with our emulation framework and provide an example of its use. Finally, in Section 7
we draw our conclusions.
3. Related Work
In the last years, significant research has been done to evaluate the design and implementation
features of NoC at its different levels of abstraction. To provide accurate functional validation (i.e.
circuit level), several approaches have been implemented in FPGAs. In [12] and [4], NoCs with
a mesh-based topology and packet-switching as communication mechanism have shown the effec-
tiveness of NoC. Also, other NoC architectures (e.g. torus) and designs of switches/routers have
been ported to FPGAs in order to validate their NoC features (e.g. packet sizes, switching-mode)
based on additional HDL simulations [13,20,21,6]. These previous approaches can validate several
NoC implementations features, but none of them is designed to exhaustively test the details of NoC
topologies and traffics as ours.
To evaluate in detail different architectural alternatives reducing the cost of synthesizable NoC de-
sign, several cycle-accurate simulation environments have appeared. In [17], VHDL is employed to
evaluate several features of virtual channels in mesh-based and hierarchical NoC topologies. In [15],
XML and SystemC are used to specify the NoC components (e.g. routers, network interfaces) and
to test mesh-based NoC design alternatives. The main difference with our approach is that their sim-
ulations have a much larger execution time compared to our physical NoC emulation environment.
To increase the simulation speed of cycle-accurate VHDL, several approaches have been pro-
posed. [9] and [11] describe modeling environments for custom NoC topologies based on Sys-
temC. [5] presents a mixed VHDL/SystemC implementation and simulation methodology using a
template router to support several interconnection networks. In [7], a C++-based library of commu-
nication APIs is built on top of SystemC to explore NoCs topologies. Finally, [14] presents a fast
transaction level modeling approach to explore bus-based communication architectures. While the
previous approaches enable the fast exploration of the main features of NoC designs as our proposed
emulation platform, their level of accuracy in the estimations and their simulation speed is more
limited compared to our complete physical emulation of parameterizable NoCs.
Other proposed approaches improve the speed of cycle-accurate NoC simulations by using high-
level abstraction languages, e.g. C or C++. [8] presents a C-based interconnection network simu-
lator. Similarly, [19] proposes an event-driven C++ simulator. Also, [10] presents a NoC design
methodology that uses a parameterizable NoC architecture executed in a high-level event simula-
tor. At a higher-level of abstraction, several algorithms, analytical models and heuristics have been
proposed to achieve very fast rough estimations of the cost of NoC topologies based on graphs rep-
resentions [18,16]. Although these approaches attain high simulation speeds (sometimes close to
real hardware), they cannot obtain detailed statistics of final physical implementation systems as our
emulation framework does.
4. Overall Emulation Framework
Our emulation approach has been designed in a modular way to easily implement various custom
NoC topologies and architectures. An overview of the architecture of our framework is depicted in
Figure 1. It consists of three main elements, which are mapped onto an FPGA board with a hard-core
processor. In this case, we have used a Xilinx Virtex 2 Pro v20 and a Power PC. The hard-core pro-
cessor of the FPGA is used to orchestrate the emulation process in a flexible way. Then, the monitor
module provides the interface to communicate with the host PC and to show the produced statistics
onto its screen through the serial port. Finally, the main element of our NoC emulation framework
is the NoC programmable emulation platform. It is a module that consists of the necessary elements
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3Figure 1. NoC Emulation Framework
to emulate the device under test. Currently, the synthesizable NoC components are generated using
the Xpipes compiler [9], but our proposed framework is directly applicable to any other type of NoC
architecture. The previous modules communicate using a common bus available in our FPGA board
called On-chip Peripheral Bus (i.e. OPB in Figure 1).
Our emulation platform (see Figure 1) consists of four types of components: a control module,
several types of Traffic Generators (TGs) or Traffic Receptors (TRs) and a device under test. The
control module and the TGs/TRs are fully addressable by the processor for configuration and statis-
tics acquisition purposes. Also, the control component can communicate with all the components
of the platform by sending broadcast control signals to all of them. Each TG generates different
traffic (see Subsection 4.1) and injects the packets into the Device Under Test (DUT) through its
dedicated connections. Then, after passing through the network of switches, the traffic is received
and analyzed by a set of TRs (see Subsection 4.2). Finally, to enable an efficient scalability in the
amount of TGs/TRs, we have included in the platform a set of independent busses to connect them.
Hence, using our architecture it is possible to plug up to 1024 TR/TG, assuming that a larger number
of traffic devices would not be fit on actual FPGAs. As a result, this emulation platform enables to
instantiate and to emulate real-life NoCs on current FPGAs.
In the following subsections we describe in detail the functionality of the main available compo-
nents in our emulation platform (i.e. TGs/TRs and control module). We then detail the emulation
flow of our system.
4.1. Traffic Generators
We define a Traffic Generator as a programmable module by a processor and controllable by a
control module. To make it programmable, a bench of registers is addressable by the processor in
each TG. Then, some control signals are used to communicate with its control module. Finally, an
interface is available to inject traffic into the DUT. As this component must be able to explore/analyze
many characteristics of NoCs implementations, the traffic generated by each TG is a function of the
content of its registers. This feature gives us the possibility to generate different types of traffic with
a single type of TG, and as the configuration of the registers of the TGs is done by the processor, we
do not need to resynthesize the platform to perform different emulations of NoC traffic.
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4Figure 2. Our NoC Emulation Flow
In order to validate our approach, we have developed two types of TGs. The fist type can generate
stochastic traffic. The second one uses input traffic traces generated by real-life applications, thus
emulating the behavior of real workloads for NoCs (see [1] for more details).
Note that both types of TG can be used at the same time by including a controller for each used
type.
4.2. Traffic Receptors
Similarly to the TGs, we have included two different implementations of TRs in our emulation
platform. On the one hand, both have as common functionality the acknowledgment of the received
traffic. In addition, both types enable two debug modes. In the first mode, it can perform an au-
tomatic check of the flits received via CRC check to guarantee that they are the correct ones sent
by the TGs. In the second one, for manual checking, the content of the flits can be shown on the
screen of the host PC to verify their content. The use of two different TRs supports an efficient
implementation according to the required type of reports to generate and a suitable debug tool for
the network.
Also note that the two types of TRs provide different kind of statistics to the user. The first type
generates a histogram about the number of acknowledged flits. The second type generates a trace
report for each received packet. The trace has the same format as the one used by the TGs. Hence,
the processor can compute a detailed analysis (e.g. latency, arrival time) for each delivered packet.
4.3. Control Module
The control module is addressable by the processor and takes care of the synchronization of all
traffic devices in the platform (i.e. TGs and TRs). For instance, it makes sure that all devices start the
emulation at the same time. Also, the controller has the ability to reset the whole platform or even
stop it, which is very useful if the emulation platform needs to be programmed to execute several
consecutive emulations.
4.4. Emulation Flow
The main feature of our emulation framework and its flow is the simple initialization and statistics
acquisition of any circuit level emulation without re-synthesizing and remapping the whole system.
This is possible thanks to its mixed HW-SW structure, which allows the processor to initialize some
parameters in the hardware part of the platform. An overview of this emulation flows is shown in
Figure 2.
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5As Figure 2 indicates, from the hardware point of view, thanks to the components explained in
Section 4 we can emulate at the circuit level various switching configurations of a NoC. The precise
configuration to use in our emulations is defined in the first phase (first square in Figure 2) by
configuring the Verilog code of our platform, which is a matter of defining several parameters.
After that, in our flow the initialization traffic to generate is performed (second box in Figure 2) us-
ing the processor of the FPGA board (i.e. Power PC). It executes a file with C code that contains the
software code to configure the system. This file contains information about the total emulation time,
the sampling period for statistics generation, routing information, latencies to use between packets,
flits per packet and stochastic traffic distribution. Thus, this enables a high flexibility because no
time-consuming recompilation of the HW involved is needed to emulate and study a wide range of
these parameters. Then, during the initialization phase, by reading and writing in the TGs/TRs, the
processor transmits data to TGs/TRs and is configured to receive results of the specified analysis at
the end of the simulation.
After that, the emulation works autonomously and the TGs/TRs acquire the information necessary
to generate the statistics demanded by the user in its C configuration file.
Finally, at the end of the emulation, the stored statistics are sent back to the processor which
displays a summary report about the behavior and congestion of the network on the screen of the
user using the monitor module (see Section 4) and its serial interface to the host PC. Instead of
displaying the statistics on the user PC, the user can also program the processor to analyze it and
perform a succession of emulation. We will see in Section 6 how this analysis can be perform.
5. Applications
In this section, we show two implementations of our emulation platform. A first implementation
were shown in [1]. In this first implementation, the device under test was a network of switches. We
then wanted to extend it by an implementation of the emulation platform by an emulation of a full
Network-on-Chip, which include in addition to switches the network interfaces (NIs). In the next
subsection, we describe both implementations.
5.1. Application 1: Emulation of a Network of Switches
The first implementation of our emulation framework emulates a Network of Switches. Those
switches were generated by X-pipes compiler [9]. In the current version of the X-pipes compiler,
the network protocol (i.e. the protocol used to communicate between switches and from NIs to
switches) can be configured. There are currently 3 possibilities. The protocol, which we used, is
called Ack/Nack protocol. This protocol includes a data link associated to a request wire, which
indicates that the data link is valid. There are 3 additional wires, which acknowledge or not the
request, and which indicate a repeated data in case of former non-acknowledgement. Having as a
device under test a Network of Switches means that our TGs/TRs must have an interface compliant
to this protocol.
In this implementation of the Emulation platform, we coded two kinds of TGs and two types of
TRs. We can then describe those devices by showing two set of TG/TR. The first set is a stochastic
TG associated to a TR, which measure the latency of packets and generate some histograms relative
to the amount of traffic versus time. With a second set of TG/TR, instead of generating stochastic
traffic, we generate traffic according to a trace. This implementation is more challenging since the
trace (i.e. a collection of packet descriptors) must be sent to TGs in a continuous flow and must be
decoded at run time by the TGs. Then, in this implementation, in addition to measuring the packet
latency, we implemented a congestion counter, which measures the non-acknowledgement of flits
thru the network of switches. The TRs also generate a trace according to the received traffic.
We show here an example of statistics collected with this emulation platform on Figure 3. We
can see the average latency versus the number of packets per burst, with different burst length. This
experiment shows how the latency of packets varies on a 2x3 mesh topology with a particular routing
policy. The interesting result of this experiment is the speed to obtain such a plot. We have 15 points
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6Figure 3. Emulation of a Network of Switches and a full NoC
on this plot. Using traditional simulator such a result is much longer to obtain (see [1] for more
detail).
5.2. Application 2: Emulation of a Network-on-Chip
In this paper, we introduce for the first time a second implementation of our emulation platform.
After emulating a network of switches, we wanted to emulate a full NoC. Adding some NIs associ-
ated to the network of switches implies a major change in the design of TGs/TRs. Instead of having
modules, which generate or receive traffic, we must have devices, which emulate master or slave
devices of a System on Chip. Those devices are controllable by the processor of the system like it
was done in the previous design.
Unlike the previous design, we implemented in this case only a trace driven master programmable
device. On the slave programmable side, we implemented a two state Markov chain, which turns
on or off the device. We implemented this feature in order to be able to emulate the busyness of a
slave device with a given probability. Note also that the protocol used is not the same as in the first
application of our emulation platform since our Master and Slave modules communicates with NIs,
which are OCP [22] compliant.
About generated statistics, the master device measures the average execution time of read and
write operations. In the slave devices, we measure the average packet latency. We also added on the
NoC links some sniffers, which measure the link activity. Note that our design is able to monitor the
link activity without adding traffic on the network or without degrading the NoC performances. We
insist on the fact that our emulation must not be intrusive in the design under test.
We are now showing now an experiment obtained with this emulation platform. It shows on
Figure 3 a rising curve, which is the average latency. Also, it shows as a decreasing plot the ratio
Ack/(Ack+Nack) on links of the NoC versus the OCP load. To perform this experiment, we have
used a 2x2 mesh topology with attached to each switch, a couple of NIs, one with a master core,
and one with a slave core. Then, we have generated traffic over the NoC, avoiding deadlocks and
using all the links of the NoC. The average presented on this plot shows the results for all the links
together and all the traffic. The interesting point of this experiment is, in addition to the speed of
the emulation, the fact that we can clearly study the percentage of the OCP traffic generated by each
master core. In this example, we can measure that the topology under test can accept up to 63 %
of OCP load. This result is not surprising since we are using in our NoC links between switches
of 16-bit width since the number of wires in the FPGA is limited. Thus, we could expect that this
topology cannot ensure communication bandwidth at 100 %.
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7Figure 4. Algorithm for NoC features exploration and emulation speed comparisons
6. NoC Features Exploration
To the best of our knowledge, our approach is the first one to introduce an exploratory algorithm
at software level to extract the best topology for a given NoC application using FPGA emulation. In
this section, we first explain all the steps of our algorithm, which is shown in Figure 4. Then, we
present an example of application of this methodology. This example brings us to the comparison of
the speed of our emulator with respect to traditional simulators.
Our algorithm is presented on Figure 4. It includes tuning of the most significant parameters of a
NoC. For each parameter, we define a range of possible values. The fact is that exhaustive emulation
of all possible topologies according to all possible values of the parameters is not affordable, even
with an emulator, which runs at 50 MHz. In order to reduce the complexity of the algorithm, we
instantiated an algorithm that consists of 3 loops, which varies one parameter at each time. Once a
parameter has been tested under its range, we extract the best value.
To extract the best value of a parameter, we must first define the target of parameters tuning.
Depending on the expected performance for the design we are able to extract the best value for
all given parameters. In case several values are possible for the same overall result, the program
chooses always the one closer to the first occurrence of the parameter value. After all the values
for one parameter have been tested, we study another set of parameters. We compute the distance
between the new set of parameters and the former set of parameters. If this distance is within a
configurable threshold, we can consider that we have reached the best set of parameters possible. To
compute the distance between two set of parameters, we can use the typical distance definition by
computing the sum of the squared differences or it can be configured by the user
The complexity of this algorithm can be defined as follows: Number of Parameters x Parameters
granularity x Number of loops to reach the user max distance. Even if this complexity is not as
high as Parameter granularity to the Number of Parameters, it is still large. Therefore, to be able
to execute that kind of algorithm, a fast exploratory mechanism, like the emulator we propose, is
needed. In the following subsections, we show an example of use of our algorithm and we provide
some key figures to show the gains in time achieved by our emulation platform.
We can take as example the definition and the tuning of NoC dynamic routing policies. In this
case we can define a dynamic routing policy as follows: in NIs, if a path is congested, dynamically
select another path. Then, the goal to achieve has to be set. In our case, we have decided to attain
an effective utilization of NoC links without performance degradation. As a result, in this example
the number of parameter is in the order of magnitude of 10 and the number of configuration to test
with our algorithm is in the order of magnitude of 1000. Using a reasonable benchmark of 1 million
cycles, we need to emulate one billion cycles, which requires more than the hundreds of KHz usually
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8achieved in cycle-accurate simulators [9,11,5]. In the next subsection, we evaluate the speed of our
emulator compared to traditional cycle-accurate simulators.
On Figure 4, we compare the speed of traditional cycle accurate simulators with our proposed
emulation framework. First, we note that simulators are running in the two case studies at 3.2 to 20
Kcycles per seconds, whereas our emulator runs at 50 MHz. Therefore, the emulation framework
achieves speed-ups of up to 4 orders of magnitude faster than traditional simulators. Moreover, since
forthcoming algorithms will require to tune ad-hoc NoC with real-inputs, long simulations/emulation
for billions of cycles are needed. The result is that our emulator runs for one billion cycles in 3
minutes and 20 seconds while fast current cycle-accurate simulators would require more than 5
days.
7. Conclusions
New consumer products have increasingly higher demands and complex SoCs are used to imple-
ment such systems under the tight time-to-market constraints. NoCs solutions have been proposed
to reduce the complexity of integrating tens of cores on-chip, but none of them allows complete
architectural studies of different NoC realizations on silicon. In this paper, we have presented a flex-
ible HW-SW emulation environment implemented on an FPGA that is suitable to explore, evaluate
and compare at the physical level various custom NoC solutions for these new consumer systems
with a very limited implementation effort. Moreover, as we have shown, a large set of important
implementation and design parameters for actual NoCs can be evaluated on this proposed emulation
platform in a very short interval, thanks to its HW-SW framework design to avoid multiple hardware
synthesis on the FPGA and its fast emulation speed.
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